芯云购商城
搜索关键词不能为空
搜索关键词不能为空
收缩

QQ在线咨询

电话咨询

  • 0755-82579613

Skype 咨询

  • 3003361628@qq.com

SNJ54LVTH162245WD,具有三态输出的3.3VABT16位总线收发器

2023/10/17 14:15:16

159

SNJ54LVTH162245WD

具有三态输出的 3.3V ABT 16 位总线收发器


                                      更多技术详情请登录www.mroic.cn



FEATURES

 

? Members of the Texas Instruments Widebus? Family

? A-Port Outputs Have Equivalent 22-? Series Resistors, So No External Resistors Are Required

? Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)

? Support Unregulated Battery Operation Down to 2.7 V

? Typical VOLP (Output Ground Bounce)<0.8V at Vcc=3.3V,TA=25°C

? I off and Power-Up 3-State Support Hot Insertion

? Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

? Distributed VCC and GND Pins Minimize High-Speed Switching Noise

? Flow-Through Architecture Optimizes PCB Layout

? Latch-Up Performance Exceeds 500 mA Per JESD 17

? ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

 

                      

 

DESCRIPTION/ORDERING INFORMATION

 

The  LVTH162245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

 

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

 

The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

 

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

 

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22-? series resistors to reduce overshoot and undershoot.