芯云购商城
搜索关键词不能为空
搜索关键词不能为空
收缩

QQ在线咨询

电话咨询

  • 0755-82579613

Skype 咨询

  • 3003361628@qq.com

SN74LV126ADR_TI(德州仪器)中文资料_英文资料_价格_PDF手册

2024/5/8 17:37:00

9

SN74LV126ADR

具有三态输出的 4 通道、2V 至 5.5V 缓冲器

 

 

                                         更多技术详情请登录www.mroic.cn            



 

1 Features

 

2-V to 5.5-V VCC Operation

• Max tpd of 6.5 ns at 5 V

• Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C

• Typical V OHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C

• Ioff Supports Live Insertion, Partial Power Down Mode, and Back Drive Protection

• Support Mixed-Mode Voltage Operation on All Ports

• Latch-Up Performance Exceeds 250 mA per JESD 17

• ESD Protection Exceeds JESD 22 

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

 

 

 

2 Applications

 

• Servers

• Network Switch

• Electronic Point of Sales

• TV

• Set-Top-Box

 

                                    


 

3 Description

 

The ‘LV126A quadruple bus buffer gates are designed for 2-V to 5.5-V VCC operation.

 

These quadruple bus buffer gates are designed for 2-V to 5.5-V VCC operation.

 

The ’LV126A devices feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

 

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.