芯云购商城
搜索关键词不能为空
搜索关键词不能为空
收缩

QQ在线咨询

电话咨询

  • 0755-82579613

Skype 咨询

  • 3003361628@qq.com

SN74HC165PWRG3_TI(德州仪器)中文资料_英文资料_价格_PDF手册

2024/6/4 10:32:22

431

SN74HC165PWRG3

8 位并行负载移位寄存器

 

 


                                                  更多技术详情请登录www.mroic.cn     


 

 

1 Features

 

• Wide Operating Voltage Range of 2 V to 6 V

• Outputs Can Drive Up to 10 LSTTL Loads

• Low Power Consumption, 80-µA Maximum ICC

• Typical tpd = 13 ns

• ±4-mA Output Drive at 5 V

• Low Input Current of 1 µA Maximum

• Complementary Outputs

• Direct Overriding Load (Data) Inputs

• Gated Clock Inputs

• Parallel-to-Serial Data Conversion

• On Products Compliant to MIL-PRF-38535,All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

 

 

 

 

 

2 Applications

 

• Programable Logic Controllers

• Appliances

• Video Display Systems

• Output Expander

• Keyboards

 

 

                               


 

3 Description

 

The SNx4HC165 devices are 8-bit parallel-load shift registers that, when clocked, shift the data toward a serial (QH) output. Parallel-in access to each stage is provided by eight individual direct data (A−H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The SNx4HC165 devices also feature a clock-inhibit (CLK INH) function and a complementary serial (QH) output.

 

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Because a low CLK and a low-to-high transition of CLK INH also accomplish clocking, CLK INH must be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.