2024/4/2 10:33:43
306
· AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
· Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
· Balanced Propagation Delays
· ±24-mA Output Drive Current
– Fanout to 15 F Devices
· SCR-Latchup-Resistant CMOS Process and Circuit Design
· Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015
description/ordering information
The AC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.
热门型号
热门资讯
20万现货SKU
品类不断扩充
科技智能大仓储
4小时快速交货
仅从原厂和代理商进货
每一颗料均可原厂追溯
明码标价节省时间成本
一站式采购正品元器件
工商网监